Question Given the following Verilog description. Draw the logic diagram of the given Verilog HDL description including the content of the submodule. Label all the inputs and outputs of each gate clearly in the diagram. module Problem5(x,y,a,b,c); input a, b, c; output x, y; wire t1, t2, t3; sub ({a, b, c}, {t1, t2}); assign t3 = t1 & t2; sub ({t3, t1, t2}, {x, y}); endmodule module sub(A, F); input [2:0] A; output [1:0] F; wire a, b, c; assign {a, b, c} = A; nor 01(F[0], a, b); | or o2(F[1], a, *c); endmodule

PA5C4S The Asker · Electrical Engineering

Transcribed Image Text: Given the following Verilog description. Draw the logic diagram of the given Verilog HDL description including the content of the submodule. Label all the inputs and outputs of each gate clearly in the diagram. module Problem5(x,y,a,b,c); input a, b, c; output x, y; wire t1, t2, t3; sub ({a, b, c}, {t1, t2}); assign t3 = t1 & t2; sub ({t3, t1, t2}, {x, y}); endmodule module sub(A, F); input [2:0] A; output [1:0] F; wire a, b, c; assign {a, b, c} = A; nor 01(F[0], a, b); | or o2(F[1], a, *c); endmodule

More

Community Answer

Honor Code

Solved 1 Answer

Is As giken in verilog codegrpates are a, b, cOutputs are x, ya is the M S B bit send to modre ssub' function.t_{3} is also mss bit send to module'sub' Tree cuire t 1,+2,+3.Now draw the logic diagram from ist call to sub f f.module, as a, b \& c is the input and t, l tg are the autput.In Ind call to 'sub' mocule ti, tift.2 are the inputs and x=y are the outputs.Logic Diagram. ...